


Project code: 91.4HL01.001
PCB P/N : 48.4HL01.031
REVISION : 09921-3



PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2




Pair	Device
0	USB1
1	USB2
2	USB4
3	MINICARD2
4	WECAM
5	Blue Tooth
6	MINIC1
7	Cardreader
8	NC
9	NC
10	NC
11	NC
12	NC
13	NC

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0


Madison ATI

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Table of Content	
Size A3	Document Number JM31-CP
Date: Thursday, February 25, 2010	Sheet 2 of 62



Madison ATI			
緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Clock Generator			
Size A3	Document Number JM31-CP		Rev -1
Date:	Thursday, February 25, 2010	Sheet 3	of 62






VCC_CORE

PROCESSOR CORE POWER

48A



VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

CLARKSFIELD


1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE



CLARKUNF

62.10053.561

1ND = 62.10053.561

2ND = 62.10055.341

<http://hobi-elektronika.net>

1D05V_VTT



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V

Madison ATI










緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (4/7)	
Size	Document Number	JM31-CP	
Custom			Rev SA
Date: Thursday, February 25, 2010		Sheet 7	of 62








20 M_VREF_DQ_DIMM0 <<< 1 4 H RSVD9 R
21 M_VREF_DQ_DIMM1 <<< 2 3 H RSVD10 R

Do Not Stuff (GP)



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled


CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



29 ACZ_RST# AUDIO
29 ACZ_SYNC AUDIO
29 ACZ_BITCLK AUDIO
29 ACZ_SDATAOUT AUDIO




NO REBOOT STRAP





No Reboot Strap R23
HDA_SPKR Low = Default
High = No Reboot


SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"



SPI_MOSI Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.
Disable iTPM: Left floating, no pull-down required










When unused all JTAG pins may be NC



INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



<http://hobi-elektronika.net>

Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (1/9)**

Size A3 Document Number **JM31-CP** Rev -1

Date: Thursday, February 25, 2010 Sheet 11 of 62



LAN


MINICARD1





MINICARD2

PCIECLKRQ[0,3,4,5,6,7] should have a 10K pull-up to +3VALW.





PCIECLKRQ[1,2] should have a 10K pull-up to +1.05V (But CRB is pull-up to +3VS).









These pins are left as NC,
because the function is disable.



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC (Default)
1	0	Reserved
0	1	PCI
1	1	SPI

35 POLK_FWH
12 CLK_PCI_FB
34 CLK_PCI_KBC




INT PIROA# G38#
INT PIROB# H51#
INT PIROC# B37#
INT PIROD# A44#
PCI REQ0# F51#
PCI REQ1# A46#
PCI REQ2# E45#
PCI REQ3# M53#
PCI GNT0# F48#
PCI GNT1# K45#
PCI GNT2# F36#
PCI GNT3# H53#
INT PIROE# B41#
INT PIROF# K53#
INT PIROG# A36#
INT PIROH# A48#
PCI SERR# E44#
PCI PERR# E50#
PCI IRDY# A42#
PCI DEVSEL# H44#
PCI FRAME# C46#
PCI PLOCK# D49#
PCI STOP# D41#
PCI TRDY# C48#
ICH PME# M7#
PCI PLTRST# D5#
CLK_PCI_SIO_R N52#
CLK_PCI_FB_R P53#
CLK_PCI_KBC_R P46#
CLK_PCI_3 P51#
CLK_PCI_4 P48#

PIROE#/GPIO2
PIROF#/GPIO3
PIROG#/GPIO4
PIROH#/GPIO5
PCIRST#
SERR#
PERR#
IRDY#
PAR
DEVSEL#
FRAME#
PLOCK#
STOP#
TRDY#
PME#
PLTRST#
CLKOUT_PCIO
CLKOUT_PC11
CLKOUT_PC12
CLKOUT_PC13
CLKOUT_PC14

IBEXPEAK-M-GP-NF
71.0IBEX.AOU
1ND = KL.G5501.002

<http://hobi-elektronika.net>

These pins are left as NC,
because the function is disable.




DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.

Danbury Technology:
Disabled when Low.
Enable when High.

USB

Pair	Device
0	EXT USB1
1	USB1 (on board)
2	EXT USB2
3	MINICARD1
4	WECAM
5	SIM Card
6	NC
7	NC
8	NC
9	NC
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Madison ATI

緯創資通
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title



PCH (5/9)

Size A3 Document Number **JM31-CP** Rev **SB**

Date: Thursday, February 25, 2010 Sheet 15 of 62

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.





Madison ATI



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (9/9)**






Size A3 Document Number **JWM31-CP** Rev **SA**

Date: Thursday, February 25, 2010 Sheet 19 of 62

<http://hobi-elektronika.net>




Layout Note:
Place these Caps near
SO-DIMMA.



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA

Place these caps close to VTT1 and VTT2.




Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRIII Socket DM2**

Size: Custom Document Number: **JM31-CP** Rev: **SA**

Date: Thursday, February 25, 2010 Sheet: 21 of 62




FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A




H = HIGH Logic Level L = LOW Logic Level



Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level



$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

Madison ATI

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PX SWITCH**

Size A3 Document Number **JM31-CP** Rev **SB**

Date: Thursday, February 25, 2010 Sheet 22 of 62


LCD/INVERTER/CCD CONN



Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A




H = HIGH Logic Level L = LOW Logic Level




Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level



modify by RF




Reserve direct connector to KBC

Madison AT1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

LCD CONN			
Size A3	Document Number	JM31-CP	Rev -1
Date: Thursday, February 25, 2010	Sheet 23	of 62	

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:


* *Must be a ground return path between this ground and the ground on the VGA connector.*

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


CRT I/F & CONNECTOR



Hsync & Vsync level shift



DDC_CLK & DATA level shift



Madison AT

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT CONN

Size

Document Number

JM31-CP

Rev

Date: Thursday, February 25, 2010


Sheet 24 of

24 of 62




SATA Connector




2009/09/08 R658 SA測試
power consumption 所更換,
之後要換回 (63.00000.00L)




2009/09/08 R658 SA測試
power consumption 所更換,
之後要換回 (63.00000.00L)



BLUETOOTH MODULE












Internal Speaker





LINE OUT



MIC IN






Madison AT1


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LAN CONN			
Size A3	Document Number JM31-CP	Rev SB	
Date: Thursday, February 25, 2010	Sheet 31	of 62	


Mini Card Connector(WLAN)










Place near MINI1



Mini Card Connector(Robson2 and 3G)



<http://hobi-elektronika.net>



Madison ATI

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title Thermal/Fan Connector

Size A3 Document Number JM31-CP









Date: Thursday, February 25, 2010 Sheet 33 of 62

Rev SB

<http://hobi-elektronika.net>









TOUCH PAD



<http://hobi-elektronika.net>

Madison ATI



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Touch PAD	
Size A3	Document Number	JM31-CP	Rev -1
Date: Thursday, February 25, 2010	Sheet	36	of 62



Run Power

Aux Power

3D3V_AUX_S5




Madison ATI


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<i>RUN POWER and 3D3V AUX S5</i>		
Size A3	Document Number	Rev
	JM31-CP	-3
Date: Thursday, February 25, 2010	Sheet 38	of 62


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




Charger BQ24745



Adapter





RT8209B 1D05V




Madison ATI


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Block Diagram		
Size	Document Number	Rev
	JM31-CP	SA
Date:	Thursday, February 25, 2010	Sheet 39 of 62






RT8209E for 1D05V




Title			
RT8209E 1D5V / RT8209E 1D05V			
Size	Document Number	Rev	
A3	JM31-CP	SB	
Date:	Thursday, February 25, 2010	Sheet	43 of 62


<http://hobi-elektronika.net>




RT8015A for 1D8V_S0



09/08 add 3D3V_S5,R837,R836 RT9026 for 0D75V_S3



RT9025 for 1V_VGA


$$V_o = 0.8 * (1 + (R_1/R_2))$$

<http://hobi-elektronika.net>

09/08 Iomax 與 power budget不符

$I_{\text{omax}} = 1.5 \text{ A}$
OCP > 3A

Madison ATl

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT9025 1D8V 1V/RT9026 0D75

Size


Document Number	
-----------------	--


JM31-CP


Date: Thursday, February 25, 2010

Sheet 45 of 62


-3













Adaptor in to generate DCBATOUT




BATTERY CONNECTOR








4 PEG_TXP[15..0] << PEG_TXP[15..0]
4 PEG_TXN[15..0] << PEG_TXN[15..0]




PCI EXPRESS INTERFACE

1 OF 8



4 PEG_RXP[15..0] << PEG_RXP[15..0]
4 PEG_RXN[15..0] << PEG_RXN[15..0]




Madison ATI

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title Madison PCIE	
Size A3	Document Number JM31-CP
Date Thursday, February 25, 2010	Sheet 53 of 62
Rev SB	



For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used.

71.MDS0N.M01
2ND = 71.0PARK.M04
DIS


STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCI FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	X X

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC, GENERICC, GPIO2, GPIO21	

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST	M25P05A
256MB	x001	Microelectronics	M25P10A
64MB	x010		M25P20
32MB	x		M25P40
512MB	x		M25P80
1GB	x	Chingis (formerly PMC)	Pm25LV512A
2GB	x		Pm25LV010A
4GB	x		








Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF



Madison AT1		Wistron Corporation	
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.		21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
File		Madison Memory / Straps	
Size	Document Number	Rev	SB
A2		JM31-CP	
Date:	Thursday, February 25, 2010	Sheet	57 of 62




DDR3



```
SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)
```

Timing diagram showing bus activity for DQMA, RDQSA, WDQSA, MAA, and MDA signals. The diagram shows a sequence of operations with address ranges [0..7] and [0..63] and data ranges [0..12].

DDR3



SAMSUNG: 72.41164.H0U (VR.1GB0B.006)

HYNIX: 72.51G63.C0U (VR.1GB0G.004)

57,58 DQMA#0..7 <<>




57,58 RDQSA#0..7 <<>

57,58 WDQSA#0..7 <<>


57,58 MAA#0..12 <<>

57,58 MDA#0..63 <<>



DDR3

[illegible]

<http://hobi-elektronika.net>



Madison AT1



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(4/4)			
Size A3	Document Number		Rev -1
Date: Thursday, February 25, 2010		Sheet 61 of 62	JM31-CP

